Digital System Design | IT
-
1
-
Mod1.1_Binary number system
-
Mod1.2_Binary Arithmetic
-
Mod1.3_Binary Algebra
-
Mod1.4_Binary Codes
-
Mod1.5_SOP_POS
-
Mod1.6_Karnaughs map
-
2
-
Mod 2.1_HA & FA
-
Mod 2.2_Half Adder Simulation
-
Mod 2.3Full Adder_simulator
-
Mod 2.4_Subtractor
-
Mod 2.5 Multiplexer
-
Mod 2.6 Encoder
-
Mod 2.7 Parity generator
-
3
-
Lec1-SeqCkt-1
-
Lec2-SeqCkt-2
-
Lec3-SeqCkt-3
-
Lec4-SR-1
-
Lec5-SR-2
-
Lec6-SR-3
-
Lec7-D-1
-
Lec8-JK-1
-
Lec9-T-1
-
Lec10-ConvFF-1
-
Lec11-MSFF-1
-
Lec12-ShiftReg-1
-
Lec13-ShiftReg-2
-
Lec14-ACounter-1
-
Lec15-SynCounter-1
-
Lec16-ModCounter-1
-
4
-
ADC
-
DAC
-
4.1 Logic Families
-
4.2 Logic Families
-
MOSFET
-
CMOS